## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Level</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>Final</td>
<td>06/25/2004</td>
<td>Update LOS Resistor Values</td>
</tr>
<tr>
<td>A</td>
<td>Final</td>
<td>06/25/2002</td>
<td>Initial Release</td>
</tr>
</tbody>
</table>

© 2004, Mindspeed Technologies™, Inc. All rights reserved.

Information in this document is provided in connection with Mindspeed Technologies™ (“Mindspeed™”) products. These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Except as provided in Mindspeed’s Terms and Conditions of Sale for such products or in any separate agreement related to this document, Mindspeed assumes no liability whatsoever. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MINDSPEED PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. MINDSPEED FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. MINDSPEED SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale.
Contents

1.0 Operation of Evaluation Module ............................................. 1-1
  1.1 Functional Description ....................................................... 1-1
    1.1.1 Power ................................................................. 1-3
    1.1.2 IREF ................................................................. 1-3
    1.1.3 Data Inputs .......................................................... 1-3
    1.1.4 Data Outputs ........................................................ 1-3
    1.1.5 Receive Signal Strength Indication (RSSI) ......................... 1-4
    1.1.6 Loss of Signal Function (LOS) .................................... 1-4
    1.1.7 Power Down (PWDN) ................................................. 1-5

2.0 EVM Bill of Materials ......................................................... 2-1

3.0 Schematics and Layout ......................................................... 3-1
  3.1 Board Layout ............................................................... 3-1
  3.2 Schematics ................................................................. 3-2
    3.2.1 Printed Circuit Board Details .................................... 3-3
Tables

Table 1-1. RAMPSET Settings ............................................. 1-4
Table 2-1. Bill of Materials ............................................. 2-1
Figures

Figure 1-4. LOS Characteristics ................................................................. 1-5
Figure 3-3. Layer Stack ........................................................................... 3-3
1.0 Operation of Evaluation Module

1.1 Functional Description

The M02140 Evaluation Board has been designed to demonstrate the performance of the M02140, a highly integrated limiting amplifier targeted for use in optical receivers operating up to 12.5 Gbps.

The evaluation board enables the user to investigate the full functionality of the device and facilitate programming of various features. The high speed data inputs and outputs are DC-coupled, with controlled impedance lines and good quality SMA connectors providing the interface to test equipment. The laminate (Rogers RO4003) used for the design of this board, offers superior high frequency performance and ensures a good quality transmission medium for the signals delivered to and output from the board.

Features:
- Single -3.3V supply to enable direct connection of inputs and outputs to test equipment
- SMA connectors for all high-speed I/O connections
- DC-coupled CML Outputs
- Operates with Differential input levels up to 1 V p-p.
- Loss of Signal (LOS) indication
- Analog Received Signal Strength Indicator (RSSI) output

Programmability
- Programmable CML output levels
- Loss of Signal threshold level adjustment
- Selectable data output power down/squelch operation (Jam)

Test Points Available
- Receive Signal Strength (RSSI) level
- Bandgap reference
- Status Outputs
- PWDN input
- LOS threshold setting voltage
- AMPSET voltage that defines CML output levels
**Figure 1-1. Typical Eye Diagram**

![Typical Eye Diagram](image1)

**Conditions**
- 10 mVpp differential input
- 10.3 Gbps, Pattern $2^{23} - 1$
- LOW output CML level

**Scale**
- Time 20 ps/Div.
- Amp 50 mV/Div

---

**Figure 1-2. Evaluation Board**

![Evaluation Board](image2)
1.1.1 Power
A single negative -3.3V (± 5%) power supply is required to power this board. Power is applied via 3 pin header HD1. Indication of polarity on the printed circuit board is provided to enable correct connection. With low CML output levels selected, the typical operating current of this board is 46 mA, under nominal operating conditions.

1.1.2 I_{REF}
R7 is a 12.1 kΩ 1% resistor that is used to set an on chip reference current. This current, typically 100 µA, is the main reference for determining the bias current for the rest of the device. Note: R5 and C2 are not required in the application but are required to aid non-intrusive measurement of the reference voltage. Direct capacitive loading of I_{REF} pin could cause instability.

1.1.3 Data Inputs
Data is applied via SMA Edge launched connectors SK2 & SK3. The board has primarily been designed to accommodate differential DC-coupled input signals in the range of 6-1000 mVpp. It is important that the common mode voltage at each input does not go below V_{CC}-250 mV. AC-coupled operation can be supported with the use of externally connected DC blocks.

1.1.4 Data Outputs
The differential data outputs are available at SK1 & 4 and can be directly connected to 50 Ω test equipment. The outputs are back terminated with 50 Ω pull-ups to the most positive supply. The outputs are Current Mode Logic (CML) compatible. The output swing can be selected using SW2 and can be either 400 mVpp or 800 mV pp differential. The single ended output current (I_{EE}) in each mode is typically 8 mA and 16 mA.

Microstrip transmission lines have been used to provide good quality transmission from the device to the test equipment. Figure 1 demonstrates the typical performance with 400 mV output swing selected.
The Single Ended Output Voltage Swing
= I_{EE} \times (R_{out} \parallel R_{load})
Where:
I_{EE} = 8 mA or 16 mA
For lowest overall power consumption the low CML output swing should be selected.
1.1.5 Receive Signal Strength Indication (RSSI)

Receive Signal Strength Indication is provided by this device and can be monitored at TP3.

This function provides a linear output voltage that is a logarithmic function of the input signal. It should be noted that the voltage developed at the RSSI pin is referenced to the most positive supply.

Capacitor C11 integrates the detected signal to prevent glitches at the output and this component also determines the signal detect reaction time. Components R10 and C3 allow non-intrusive monitoring of the RSSI voltage at TP3. The RSSI voltage is utilized by the loss of signal function (LOS). This voltage, when compared with a presetable reference, helps determine the loss of signal threshold. The typical characteristics of the RSSI function are presented in Figure 1-3.

<table>
<thead>
<tr>
<th>Differential Voltage Swing (mVpp)</th>
<th>$I_{EE}$ - Single Ended Output Current (mA)</th>
<th>RAMPSET ($\Omega$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>400 mV</td>
<td>8</td>
<td>0</td>
</tr>
<tr>
<td>800 mV</td>
<td>16</td>
<td>887</td>
</tr>
</tbody>
</table>

**Figure 1-3. RSSI Characteristics**

![RSSI Characteristics Graph](image)

1.1.6 Loss of Signal Function (LOS)

Loss of signal threshold adjustment and status indication are provided. The evaluation board provides the option to either set the LOS threshold to one of three presetable levels or have the flexibility to be able to adjust the threshold over the full operating range. An external resistance, $R_{LOS}$, connected between pin LOSSET and $V_{CC}$ enables the user to program the LOS threshold level.

The RSSI function develops a voltage that is directly compared with the voltage set at LOSSET. When the voltage at the RSSI pin is lower than that programmed at LOSSET,
then LOS is asserted and Status (ST) is de-asserted. When the input level increases above the \( \text{LOS}_{\text{SET}} \) voltage then LOS is de-asserted and Status asserted. If header HD2 pins 1 \& 2 are connected, then LOS is indicated on the board by LED LD1, which is illuminated when the signal is above the LOS threshold, i.e. "signal present", and off when loss of signal has occurred.

The evaluation board includes a switch, SW1, which allows the user to make his selection of desired LOS level or to allow continuous adjustment of the LOS threshold via R1. Resistors R2-R4 define the three preset levels.

Fig. 4 has been included to aid the selection of the appropriate resistance \( R_{\text{LOS}} \) and desired LOS threshold setting level.

More detailed description of both the RSSI and LOS functions are included in the data sheet.

**Figure 1-4. LOS Characteristics**

<table>
<thead>
<tr>
<th>Threshold Level (mVpp diff)</th>
<th>140</th>
<th>120</th>
<th>100</th>
<th>80</th>
<th>60</th>
<th>40</th>
<th>20</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{\text{LOS}} ) (k( \Omega ))</td>
<td>3.9</td>
<td>4.1</td>
<td>4.3</td>
<td>4.5</td>
<td>4.7</td>
<td>4.9</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**1.1.7 Power Down (PWDN)**

Power Down (PWDN) is a CMOS compatible input that can be used to inhibit the data outputs when forced to a logic high. If connected directly to the LOS output pin, then when LOS is asserted the data outputs will be forced to \( V_{\text{CC}} \) ensuring that no data is propagated through the system. Header, HD2, provides the flexibility to either connect LOS to PWDN or leave unconnected. Visual indication of the LOS status can also be enabled or disabled by linking the relevant pins at HD2.

Connect HD2 pins 3 \& 4 to connect LOS to PWDN.
Connect HD2 pins 1 \& 2 to provide visual indication of LOS status.
### Table 2-1. Bill of Materials

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Circuit Reference</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>C1 to C9</td>
<td>10 nF ±10%, 50 V ceramic capacitor (0603), Murata GRM188R71H103KA01B</td>
</tr>
<tr>
<td>1</td>
<td>C10</td>
<td>100 pF ±10%, 250 V ceramic capacitor (0603), American Technical Ceramics 600S101KW250XT</td>
</tr>
<tr>
<td>1</td>
<td>C11</td>
<td>4.7 nF ±10%, 10 V ceramic capacitor (0603), Murata GRM188R71H103KA01B</td>
</tr>
<tr>
<td>2</td>
<td>C12, C13</td>
<td>100 nF ±10%, 16 V ceramic capacitor (0603), Murata GRM188R71H103KA01B</td>
</tr>
<tr>
<td>1</td>
<td>C14</td>
<td>10 µF ±10%, 10 V tantalum capacitor (1206), AVX TPS106K010R1800</td>
</tr>
<tr>
<td>1</td>
<td>R1</td>
<td>10 kΩ, Bourns - 3214W series, 5 turn</td>
</tr>
<tr>
<td>1</td>
<td>R2</td>
<td>4.99 kΩ ±1%, resistor (0603)</td>
</tr>
<tr>
<td>1</td>
<td>R3</td>
<td>4.75 kΩ ±1%, resistor (0603)</td>
</tr>
<tr>
<td>1</td>
<td>R4</td>
<td>3.92 kΩ ±1%, resistor (0603)</td>
</tr>
<tr>
<td>2</td>
<td>R5, R6</td>
<td>100 kΩ ±1%, resistor (0603)</td>
</tr>
<tr>
<td>1</td>
<td>R7</td>
<td>12.1 kΩ ±1%, resistor (0603)</td>
</tr>
<tr>
<td>2</td>
<td>R8, R9, R10</td>
<td>10.0 kΩ ±1%, resistor (0603)</td>
</tr>
<tr>
<td>1</td>
<td>R11</td>
<td>887 Ω ±1%, resistor (0603)</td>
</tr>
<tr>
<td>1</td>
<td>R12</td>
<td>470 Ω ±1%, resistor (0603)</td>
</tr>
<tr>
<td>1</td>
<td>R13</td>
<td>0 Ω ±1%, resistor (0603)</td>
</tr>
<tr>
<td>1</td>
<td>L1</td>
<td>BLM21R601SK, Murata (0805)</td>
</tr>
<tr>
<td>1</td>
<td>LD1</td>
<td>(LED) KA3258LIT, Kingbright</td>
</tr>
<tr>
<td>1</td>
<td>HD1</td>
<td>3 pin header, 0.1” pitch</td>
</tr>
<tr>
<td>1</td>
<td>HD2</td>
<td>4 pin header, 0.1” pitch</td>
</tr>
<tr>
<td>1</td>
<td>SW1</td>
<td>SDS4-014 4SPST DIL switch, ERG</td>
</tr>
<tr>
<td>1</td>
<td>SW2</td>
<td>SDC1-014 1 pole change over DIL switch, ERG</td>
</tr>
<tr>
<td>4</td>
<td>SK1 to SK4</td>
<td>32K243-40ME3, Rosenberger</td>
</tr>
<tr>
<td>1</td>
<td>T1</td>
<td>ZVP4424A, Zetex (3pin ELINE)</td>
</tr>
<tr>
<td>8</td>
<td>TP1 to TP8</td>
<td>200-208, W. Hughes</td>
</tr>
</tbody>
</table>
3.0   Schematics and Layout

3.1   Board Layout

Figure 3-1.  Board Layout

Connect HD2 pins 3 & 4 to enable LOS to disable data outputs
Connect HD2 pins 1 & 2 to provide visual indication of LOS

SW1 Settings
1 LOW detect level, 10mVpp diff
2 MED detect level, 20 mVpp diff
3 HIGH detect level, 100 mVpp diff
4 Adjustable via R1
3.2 Schematics

Figure 3-2. Schematic Diagram
3.2.1 Printed Circuit Board Details

The Printed Circuit Board (PCB) is designed using mixed laminates. The board is constructed using a four layer stack, with Rogers 4003 laminate utilized on the top and bottom layers. FR4 core pre-preg is used for the inner layer which has power planes that supply power to the limiting amplifier. The Rogers 4003 laminate offers superior high frequency performance when compared to standard FR4. The laminate can be processed using conventional epoxy/glass processes and can be used in mixed laminate builds. The layer stack-up for this board is highlighted in Fig. 7.

Microstrip lines (19 MIL trace width) are incorporated on the component side and provide a 50 $\Omega$ controlled impedance to and from the device. The internal power planes provide a low impedance path for the ground and -3.3V power connections. In addition to the use of planes, a combination of low frequency and high frequency power supply decoupling is incorporated on the board.

Gerber information is available.

*Figure 3-3. Layer Stack*

![Layer Stack Diagram](image-url)