XU1004-BD

Transmitter
32 - 45 GHz

Features
- Sub-harmonic Transmitter
- Integrated Mixer, LO Doubler/Buffer & Output Amplifier
- +14.0 dBm Output Third Order Intercept (OIP3)
- +4.0 dBm LO Drive Level
- 5.0 dB Conversion Gain
- 100% On-Wafer RF and DC Testing
- 100% Commercial-Level Visual Inspection Using Mil-Std-883 Method 2010
- RoHS* Compliant and 260°C Reflow Compatible

Description
M/A-COM Tech’s 32.0-45.0 GHz GaAs MMIC transmitter has a +14.0 dBm output third order intercept across the band. This device is a balanced, resistive pHEMT mixer followed by a distributed output amplifier and includes an integrated LO doubler and LO buffer amplifier. The use of integrated LO doubler and LO buffer amplifier makes the provision of the LO easier than for fundamental mixers at these frequencies. IF and IF mixer inputs are provided and an external 180 degree hybrid is required to select the desired sideband. This MMIC uses M/A-COM Tech’s GaAs PHEMT device model technology, and is based upon electron beam lithography to ensure high repeatability and uniformity. The chip has surface passivation to protect and provide a rugged part with backside via holes and gold metallization to allow either a conductive epoxy or eutectic solder die attach process. The device is specifically designed for use in PtP radio applications and is well suited for other telecom applications such as SATCOM and VSAT.

Chip Device Layout

Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Absolute Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (Vd)</td>
<td>+6.0 VDC</td>
</tr>
<tr>
<td>Supply Current (Id1,2)</td>
<td>200,180 mA</td>
</tr>
<tr>
<td>Gate Bias Voltage (Vg)</td>
<td>+0.3 VDC</td>
</tr>
<tr>
<td>Input Power (IF Pin)</td>
<td>0.0 dBm</td>
</tr>
<tr>
<td>Storage Temperature (Tstg)</td>
<td>-65 °C to +165 °C</td>
</tr>
<tr>
<td>Operating Temperature (Ta)</td>
<td>-55 °C to Table 1</td>
</tr>
<tr>
<td>Channel Temperature (Tch)</td>
<td>MTTF Table 1</td>
</tr>
</tbody>
</table>

(1) Channel temperature affects a device’s MTTF. It is recommended to keep channel temperature as low as possible for maximum life.

Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>XU1004-BD-000V</td>
<td>Where “V” is RoHS compliant die packed in vacuum released gel paks</td>
</tr>
<tr>
<td>XU1004-BD-EV1</td>
<td>evaluation module</td>
</tr>
</tbody>
</table>
## Electrical Specifications: 35-45 GHz (RF/Upper Side Band) (Ambient Temperature T=25°C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Units</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency Range (RF) Lower Side Band</td>
<td>GHz</td>
<td>32.0</td>
<td>-</td>
<td>42.0</td>
</tr>
<tr>
<td>Frequency Range (LO)</td>
<td>GHz</td>
<td>16.0</td>
<td>-</td>
<td>25.0</td>
</tr>
<tr>
<td>Frequency Range (IF)</td>
<td>GHz</td>
<td>DC</td>
<td>-</td>
<td>4.0</td>
</tr>
<tr>
<td>Input Return Loss RF (S22)</td>
<td>dB</td>
<td>-</td>
<td>10.0</td>
<td>-</td>
</tr>
<tr>
<td>Small Signal Conversion Gain RF/IF (S21)(^3)</td>
<td>dB</td>
<td>-</td>
<td>5.0</td>
<td>-</td>
</tr>
<tr>
<td>LO Input Drive (P(_{LO}))</td>
<td>dBm</td>
<td>-</td>
<td>+4.0</td>
<td>-</td>
</tr>
<tr>
<td>Isolation LO/RF @ LOx1</td>
<td>dB</td>
<td>-</td>
<td>TBD</td>
<td>-</td>
</tr>
<tr>
<td>Isolation LO/RF @ LOx2</td>
<td>dB</td>
<td>-</td>
<td>TBD</td>
<td>-</td>
</tr>
<tr>
<td>Output Third Order Intercept (OIP3)(^2,3)</td>
<td>dBm</td>
<td>-</td>
<td>+14.0</td>
<td>-</td>
</tr>
<tr>
<td>Drain Bias Voltage (Vd1,2)</td>
<td>VDC</td>
<td>-</td>
<td>+4.0</td>
<td>+5.5</td>
</tr>
<tr>
<td>Gate Bias Voltage (Vg1,2)</td>
<td>VDC</td>
<td>-1.2</td>
<td>-0.3</td>
<td>+0.1</td>
</tr>
<tr>
<td>Gate Bias Voltage (Vg3,4) Mixer, Doubler</td>
<td>VDC</td>
<td>-1.2</td>
<td>-0.5</td>
<td>+0.1</td>
</tr>
<tr>
<td>Supply Current (Id1) (Vd1=4.0 V, Vg=-0.3 V Typical)</td>
<td>mA</td>
<td>-</td>
<td>160</td>
<td>180</td>
</tr>
<tr>
<td>Supply Current (Id2) (Vd2=4.0 V, Vg=-0.3 V Typical)</td>
<td>mA</td>
<td>-</td>
<td>145</td>
<td>165</td>
</tr>
</tbody>
</table>

(2) Measured using constant current.
(3) Measured using LO Input drive level of 0.0.

## Handling Procedures
Please observe the following precautions to avoid damage:

### Static Sensitivity
Gallium Arsenide Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these class 2 devices.
Block Diagram & Schematics
Typical Performance Curves

XU1004-BD Vdd1,2=4.0 V, Id1=160 mA, Id2=145 mA, USB
LO=0.0 dBm, IF=2.0 GHz @ -15.0 dBm, ~1310 Devices

XU1004-BD Vdd1,2=4.0 V, Id1=160 mA, Id2=145 mA, LSB
LO=0.0 dBm, IF=2.0 GHz @ -15.0 dBm, ~1310 Devices

XU1004-BD Vdd1,2=4.0 V, Id1=160 mA, Id2=145 mA, USB/SSB
LO=0.0 dBm, IF=2.0 GHz @ -15.0 dBm, ~1680 Devices
XU1004-BD

Transmitter
32 - 45 GHz

Rev. V1

Mechanical Drawing

(Note: Engineering designator is 40TX0531)

Units: millimeters (inches) Bond pad dimensions are shown to center of bond pad.
Thickness: 0.110 +/- 0.013 (0.0043 +/- 0.0004). Backside is ground. Bond Pad/Backside Metallization: Gold
All DC/IF Bond Pads are 0.100 x 0.100 (0.04 x 0.04). All RF Bond Pads are 0.100 x 0.200 (0.04 x 0.08)
Bond pad centers are approximately 0.108 (0.004) from the edge of the chip.
Dicing tolerance: +/- 0.005 (+/- 0.0002). Approximate weight: 3.987 mg.

Bond Pad #1 (RF Out) Bond Pad #3 (IF1) Bond Pad #5 (LO) Bond Pad #7 (Vg2) Bond Pad #7 (IF2)
Bond Pad #2 (Vd1) Bond Pad #4 (Vd2) Bond Pad #6 (Vg4) Bond Pad #8 (Vg3) Bond Pad #8 (Vg1)

Bias Arrangement

Bypass Capacitors - See App Note [2]
MTTF Table (TBD)

These numbers were calculated based on accelerated life test information and thermal model analysis received from the fabricating foundry.

<table>
<thead>
<tr>
<th>Backplate Temperature</th>
<th>Channel Temperature</th>
<th>Rth</th>
<th>MTTF Hours</th>
<th>FITs</th>
</tr>
</thead>
<tbody>
<tr>
<td>55 deg Celsius</td>
<td>deg Celsius</td>
<td>C/W</td>
<td>E+</td>
<td>E+</td>
</tr>
<tr>
<td>75 deg Celsius</td>
<td>deg Celsius</td>
<td>C/W</td>
<td>E+</td>
<td>E+</td>
</tr>
<tr>
<td>95 deg Celsius</td>
<td>deg Celsius</td>
<td>C/W</td>
<td>E+</td>
<td>E+</td>
</tr>
</tbody>
</table>

Bias Conditions: Vd1=Vd2=4.0V, Id1=160 mA, Id2=145 mA
App Note [1] Biasing - As shown in the bonding diagram, this device is operated by separately biasing Vd1 and Vd2 with Vd(1,2)=4.0V, Id1=160mA and Id2=145mA. Additionally, a mixer and doubler bias are also required with Vg3=Vg4=-0.5V. Adjusting Vg3 and Vg4 above or below this value can adversely affect conversion gain, LO/RF isolation and intercept point performance. It is also recommended to use active biasing to keep the currents constant as the RF power and temperature vary; this gives the most reproducible results. Depending on the supply voltage available and the power dissipation constraints, the bias circuit may be a single transistor or a low power operational amplifier, with a low value resistor in series with the drain supply used to sense the current. The gate of the pHEMT is controlled to maintain correct drain current and thus drain voltage. The typical gate voltage needed to do this is -0.3V. Typically the gate is protected with Silicon diodes to limit the applied voltage. Also, make sure to sequence the applied voltage to ensure negative gate bias is available before applying the positive drain supply.

App Note [2] Bias Arrangement -
For Parallel Stage Bias (Recommended for general applications) - The same as Individual Stage Bias but all the drain or gate pad DC bypass capacitors (~100-200 pF) can be combined. Additional DC bypass capacitance (~0.01 uF) is also recommended to all DC or combination (if gate or drains are tied together) of DC bias pads.

For Individual Stage Bias - Each DC pad (Vd1,2 and Vg1,2,3,4) needs to have DC bypass capacitance (~100-200 pF) as close to the device as possible. Additional DC bypass capacitance (~0.01 uF) is also recommended.

Typical Application

M/A-COM Tech’s 32.0-45.0 GHz XU1004 GaAs MMIC Transmitter can be used in saturated radio applications and linear modulation schemes up to 128 QAM. The receiver can be used in upper and lower sideband applications from 32.0-45.0 GHz.
App Note [3] USB/LSB Selection -

For Upper Side Band operation (USB):
With IF1 and IF2 connected to the direct port (0°) and coupled port (90°) respectively as shown in the diagram, the USB signal will reside on the isolated port. The input port must be loaded with 50 ohms.

For Lower Side Band operation (LSB):
With IF1 and IF2 connected to the direct port (0°) and coupled port (90°) respectively as shown in the diagram, the LSB signal will reside on the input port. The isolated port must be loaded with 50 ohms.