Features
- 21.0 dB Small Signal Gain
- +22.0 dBm Psat
- +20.0 dBm P1dB
- +30.5 dBm Output IP3
- Variable Gain with Adjustable Bias
- Lead-free 3 mm 16-lead PQFN Package
- 100% RF, DC and Output Power Testing
- RoHS* Compliant and 260°C Reflow Compatible

Description
The XB1014-QT is a three stage 37.0-40.0 GHz GaAs MMIC buffer amplifier that has a small signal gain of 21.0 dB and 20.0 dBm P1dB output compression point. The device also provides variable gain regulation with adjustable bias. The device is ideally suited as an LO or RF buffer stage with broadband performance at a very low cost.

The device comes in an RoHS compliant 3x3mm QFN surface mount package offering excellent RF and thermal properties. This device has been designed for use in 38 GHz Point-to-Point Microwave Radio applications.

Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>XB1014-QT-0G00</td>
<td>bulk quantity</td>
</tr>
<tr>
<td>XB1014-QT-0G0T</td>
<td>tape and reel</td>
</tr>
<tr>
<td>XB1014-QT-EV1</td>
<td>evaluation board</td>
</tr>
</tbody>
</table>

Pin Configuration

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Function</th>
<th>Pin No.</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>RF Input</td>
<td>10</td>
<td>RF Output</td>
</tr>
<tr>
<td>5</td>
<td>Gate 1 Bias</td>
<td>13</td>
<td>Drain 3 Bias</td>
</tr>
<tr>
<td>6</td>
<td>Gate 2 Bias</td>
<td>14</td>
<td>Drain 2 Bias</td>
</tr>
<tr>
<td>7</td>
<td>Gate 3 Bias</td>
<td>15</td>
<td>Drain 1 Bias</td>
</tr>
</tbody>
</table>

1. The exposed pad centered on the package bottom must be connected to RF and DC ground.

Buffer Amplifier
37.0 - 40.0 GHz

Electrical Specifications: 37-40.15 GHz (Ambient Temperature T = 25°C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Units</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Return Loss (S11)</td>
<td>dB</td>
<td>-</td>
<td>7.0</td>
<td>40.0</td>
</tr>
<tr>
<td>Output Return Loss (S22)</td>
<td>dB</td>
<td>-</td>
<td>10.0</td>
<td>-</td>
</tr>
<tr>
<td>Small Signal Gain (S21)</td>
<td>dB</td>
<td>17.0</td>
<td>21.0</td>
<td>-</td>
</tr>
<tr>
<td>Reverse isolation (S12)</td>
<td>dB</td>
<td>-</td>
<td>40.0</td>
<td>24.5</td>
</tr>
<tr>
<td>Output Power for 1dB Compression Point (P1dB)</td>
<td>dBm</td>
<td>-</td>
<td>20.0</td>
<td>-</td>
</tr>
<tr>
<td>Saturated Output Power (Psat)</td>
<td>dBm</td>
<td>19.5</td>
<td>22.0</td>
<td>-</td>
</tr>
<tr>
<td>Output IP3 (Psci = 4 dBm)</td>
<td>dBm</td>
<td>27.0</td>
<td>30.5</td>
<td>-</td>
</tr>
<tr>
<td>Drain Bias Voltage (Vd1,2,3)</td>
<td>V</td>
<td>-</td>
<td>4.0</td>
<td>4.0</td>
</tr>
<tr>
<td>Gate Bias Voltage (Vg1,2,3)</td>
<td>V</td>
<td>-1.0</td>
<td>-0.3</td>
<td>-0.1</td>
</tr>
<tr>
<td>Supply Current (Id1,2,3)</td>
<td>mA</td>
<td>-</td>
<td>250</td>
<td>300</td>
</tr>
</tbody>
</table>

Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Absolute Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (Vd1,2,3)</td>
<td>+4.3 V</td>
</tr>
<tr>
<td>Supply Voltage (Vg1,2,3)</td>
<td>-1.5V &lt; Vg &lt; 0V</td>
</tr>
<tr>
<td>Input Power (Pin)</td>
<td>+20 dBm</td>
</tr>
<tr>
<td>Abs. Max Junction/Channel Temp</td>
<td>MTTF Graph</td>
</tr>
<tr>
<td>Max. Operating Junction/Channel Temp</td>
<td>150°C</td>
</tr>
<tr>
<td>Continuous Power Dissipation (Pdiss) at 85°C</td>
<td>1.2 W</td>
</tr>
<tr>
<td>Thermal Resistance</td>
<td>47°C/W</td>
</tr>
<tr>
<td>Operating Temperature (Ta)</td>
<td>-55°C to MTTF Graph</td>
</tr>
<tr>
<td>Storage Temperature (Tstg)</td>
<td>-65°C to +165°C</td>
</tr>
<tr>
<td>Mounting Temperature</td>
<td>See solder reflow profile</td>
</tr>
<tr>
<td>ESD Min. - Machine Model (MM)</td>
<td>Class A</td>
</tr>
<tr>
<td>ESD Min. - Human Body Model (HBM)</td>
<td>Class 1A</td>
</tr>
<tr>
<td>MSL Level</td>
<td>MSL1</td>
</tr>
</tbody>
</table>

2. Channel temperature directly affects a device’s MTTF. Channel temperature should be kept as low as possible to maximize lifetime.

3. For saturated performance it is recommended that the sum of (2*Vdd + abs (Vgg)) <9V
**Typical Performance Curves**

**XB1014-QT: Small Signal Gain (S21)**

\( V_d = 4 \text{V}, \text{Id}1 = \text{Id}2 = 62.5 \text{mA}, \text{Id}3 = 125 \text{mA} \)

**Frequency (GHz)**
```
37 37.5 38 38.5 39 39.5 40
```

**S21 (dB)**
```
0 5 10 15 20 25 30
```

**XB1014-QT: Input Return Loss (S11)**

\( V_d = 4 \text{V}, \text{Id}1 = \text{Id}2 = 62.5 \text{mA}, \text{Id}3 = 125 \text{mA} \)

**Frequency (GHz)**
```
37 37.5 38 38.5 39 39.5 40
```

**S11 (dB)**
```
-30 -25 -20 -15 -10 -5 0 5 10
```

**XB1014-QT: Output Return Loss (S22)**

\( V_d = 4 \text{V}, \text{Id}1 = \text{Id}2 = 62.5 \text{mA}, \text{Id}3 = 125 \text{mA} \)

**Frequency (GHz)**
```
37 37.5 38 38.5 39 39.5 40
```

**S22 (dB)**
```
-30 -25 -20 -15 -10 -5 0 5 10
```

**XB1014-QT: Reverse Isolation (S12)**

\( V_d = 4 \text{V}, \text{Id}1 = \text{Id}2 = 62.5 \text{mA}, \text{Id}3 = 125 \text{mA} \)

**Frequency (GHz)**
```
37 37.5 38 38.5 39 39.5 40
```

**S12 (dB)**
```
-60 -55 -50 -45 -40 -35 -30 -25 -20
```

**XB1014-QT: OIP3 vs Freq**

\( \text{Pscl}=+5 \text{dBm}; V_d1,2,3=4.0 \text{V}, \text{Id}1=\text{Id}2=62.5 \text{mA}, \text{Id}3=125 \text{mA} \)

**Frequency (GHz)**
```
37 37.5 38 38.5 39 39.5 40
```

**OIP3 (dBm)**
```
26 27 28 29 30 31 32 33 34 35 36
```

**XB1014-QT: C/I3 vs Freq**

\( \text{Pscl}=+5 \text{dBm}; V_d1,2,3=4.0 \text{V}, \text{Id}1=\text{Id}2=62.5 \text{mA}, \text{Id}3=125 \text{mA} \)

**Frequency (GHz)**
```
37 37.5 38 38.5 39 39.5 40
```

**C/I3 (dB)**
```
40 42 44 46 48 50 52 54 56 58 60
```
Buffer Amplifier
37.0 - 40.0 GHz

Typical Performance Curves (cont.)

MTTF

Operating Power Derating Curve (continuous)
App Note [1] Biasing - It is recommended to bias the amplifier with \( V_d = 4.0 \) V and \( I_{d,\text{TOTAL}} = 250 \) mA. It is also recommended to use active biasing to keep the currents constant as the RF power and temperature vary; this gives the most reproducible results. Depending on the supply voltage available and the power dissipation constraints, the bias circuit may be a single transistor or a low power operational amplifier, with a low value resistor in series with the drain supply used to sense the current. The gate of the pHEMT is controlled to maintain correct drain current and thus drain voltage. The typical gate voltage needed to do this is \(-0.3\) V. Typically the gate is protected with Silicon diodes to limit the applied voltage. Also, make sure to sequence the applied voltage to ensure negative gate bias is available before applying the positive drain supply.

App Note [2] Bias Arrangement - Each DC pin (\( V_d \) and \( V_g \)) needs to have DC bypass capacitance (100pF/10nF/1uF) as close to the package as possible.

Typical Application

![Diagram of typical application](https://www.macom.com/support)

MMIC-based 37.0-40.0 GHz Transmitter Block Diagram
Handling Procedures

Please observe the following precautions to avoid damage:

**Static Sensitivity**

Gallium Arsenide Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these devices.

† Reference Application Note S2083 for lead-free solder reflow recommendations.
Plating is 100% matte tin over copper.