


# PTRA084858NF

Thermally-Enhanced High Power RF LDMOS FET 615 W, 48 V, 730 – 960 MHz

### **Description**

The PTRA084858NF is a 615-watt LDMOS FET intended for use in multistandard cellular power amplifier applications in the 730 to 960 MHz frequency band. Features include input and output matching, high gain and a thermally-enhanced plastic overmold package for cool and reliable operation. Manufactured with an advanced LDMOS process, this device PTRA084858NF provides excellent thermal performance and superior reliability.

Package PG-HBSOF-6-3



#### **Features**

- Broadband Input and output matching
- Asymmetric Doherty design
  - Main: P1dB = 211 W Typ
  - Peak: P1dB = 468 W Typ
- Typical pulsed CW performance: 10 µs pulse width, 10% duty cycle, 820 MHz, 48 V, Doherty fixture
  - Gain = 19.5 dB
  - Efficiency = 52%
  - Output power at P<sub>1dB</sub> = 214 W
  - Output power at P<sub>3dB</sub> = 615 W
- Capable of handling 10:1 VSWR @ 48 V, 87 W (CW) output power
- Integrated ESD protection
- Human Body Model Class 1C (per ANSI/ESDA/JEDEC JS-001)
- Pb-free and RoHS-compliant

### **RF Characteristics**

**Single-carrier WCDMA Specifications** (tested in the Doherty test fixture)

 $V_{DD} = 48 \text{ V}, I_{DQ} = 500 \text{ mA}, V_{GS(PEAK)} = 2 \text{ V}, P_{OUT} = 87 \text{ W avg}, f = 820 \text{ MHz}$ 3GPP signal, channel bandwidth = 3.84 MHz, peak/average = 10 dB @ 0.01% CCDF

Characteristic	Symbol	Min	Тур	Max	Unit
Gain	$G_{ps}$	18.2	19	_	dB
Drain Efficiency	$\eta_{D}$	46	50	_	%
Adjacent Channel Power Ratio	ACPR	_	-36	-30	dBc
Output PAR @ 0.01% CCDF	OPAR	7	7.4	_	dB

All published data at T<sub>CASE</sub> = 25°C unless otherwise indicated

ESD: Electrostatic discharge sensitive device—observe handling precautions!





### **DC Characteristics**

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
Drain-source Breakdown Voltage	$V_{GS} = 0 V$ , $I_{DS} = 10 \text{ mA}$	$V_{(BR)DSS}$	105	_	_	V
Drain Leakage Current	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$	I <sub>DSS</sub>	_	_	1	μΑ
	$V_{DS} = 105 \text{ V}, V_{GS} = 0 \text{ V}$		_	_	10	μΑ
Gate Leakage Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 0 V	I <sub>GSS</sub>	_	_	1	μΑ
On-State Resistance (main)	$V_{GS} = 10 \text{ V}, V_{DS} = 0.1 \text{ V}$	R <sub>DS(on)</sub>	0.025	0.08	0.41	Ω
(peak)	$V_{GS} = 10 \text{ V}, V_{DS} = 0.1 \text{ V}$	R <sub>DS(on)</sub>	0.01	0.05	0.38	Ω
Operating Gate Voltage (main)	V <sub>DS</sub> = 48 V, I <sub>DQ</sub> = 500 mA	V <sub>GS</sub>	3.4	3.7	4	V
(peak)	$V_{DS} = 48 \text{ V}, I_{DQ} = 500 \text{ mA}$	$V_{GS}$	_	2	_	V

## **Maximum Ratings**

Parameter	Symbol	Value	Unit
Drain-source Voltage	$V_{DSS}$	105	V
Gate-source Voltage	$V_{GS}$	-6 to +12	V
Operating Voltage	$V_{DD}$	0 to +55	V
Junction Temperature	TJ	225	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C

<sup>1.</sup> Operation above the maximum values listed here may cause permanent damage. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the component. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For reliable continuous operation, the device should be operated within the operating voltage range (V<sub>DD</sub>) specified above. 2. Parameters values can be affected by end application and product usage. Values may change over time.

#### **Thermal Characteristics**

Thermal resistance, junction to case ( $T_{CASE} = 70^{\circ}C$ , f = 790 MHz)

Characteristics		Symbol	Value	Unit
Thermal Resistance	(main) $P_{DISS} = 56 \text{ W CW}$ , 48 V, $I_{DQ} = 500 \text{ mA}$	$R_{ heta JC}$	0.52	°C/W
	(peak) $P_{DISS} = 215 \text{ W CW}, 48 \text{ V}, V_{GS} = 2.0 \text{ V}$	$R_{ heta JC}$	0.23	°C/W

### **Moisture Sensitivity Level**


Level	Test Standard	Package Temperature	Unit
3	IPC/JEDEC J-STD-020	260	°C


### **Ordering Information**


Type and Version	Order Code	Package	Shipping
PTRA084858NF V1 R5	PTRA084858NF-V1-R5	PG-HBSOF-6-3	Tape & Reel, 500 pcs




### **Typical Performance** (data taken in the production test fixture)













### **Typical Performance (cont.)**





### **Load Pull**

Main side pulsed CW signal: 12  $\mu$ sec, 10% duty cycle; 48 V, I<sub>DQ</sub> = 400 mA, class AB

			$P_{1dB}$								
		Max Output Power			Max Drain Efficiency						
Freq [MHz]	Zs [Ω]	Zl [Ω]	Gain [dB]	POUT [dBm]	Pout [W]	η <sub>D</sub> [%]	zι [Ω]	Gain [dB]	POUT [dBm]	Pout [W]	η <sub>D</sub> [%]
760	1.5 – j1.0	2.7 – j0.6	22.2	53.30	214	56.3	5.1 + j0.9	23.8	52.10	162	67.3
790	1.4 - j1.9	2.6 – j0.4	22.1	53.30	214	57.0	4.8 + j1.3	23.8	52.00	158	67.2
820	1.4 – j2.6	2.5 – j0.4	21.8	53.20	209	56.3	4.5 + j1.5	23.6	51.90	155	66.9

			$P_{3dB}$								
		Max Output Power				Max Drain Efficiency					
Freq [MHz]	Zs [Ω]	Zl [Ω]	Gain [dB]	POUT [dBm]	Pout [W]	η <sub>D</sub> [%]	Zl [Ω]	Gain [dB]	POUT [dBm]	Pout [W]	η <sub>D</sub> [%]
760	1.5 – j1.0	2.7 – j0.8	20.3	54.10	257	58.9	5.4 + j1.3	21.9	52.50	178	68.5
790	1.4 - j1.9	2.6 – j0.7	20.1	54.10	257	59.2	4.8 + j1.9	21.8	52.30	170	68.6
820	1.4 - j2.6	2.6 – j0.7	19.9	54.00	251	59.2	4.5 + j1.7	21.6	52.40	174	68.3

See next page for peak side load pull



### **Load Pull**

Peak side pulsed CW signal: 12  $\mu$ sec, 10% duty cycle; 48 V,  $V_{GS(PEAK)}$  = 2 V, class C

			$P_{1dB}$								
		Max Output Power			Max Drain Efficiency						
Freq [MHz]	Zs [Ω]	Zl [Ω]	Gain [dB]	POUT [dBm]	Pout [W]	η <sub>D</sub> [%]	zι [Ω]	Gain [dB]	POUT [dBm]	Pout [W]	η <sub>D</sub> [%]
760	0.7 - j1.8	1.1 + j0.1	17.7	56.50	447	61.5	1.1 + j1.3	18.6	53.90	245	75.2
790	0.7 – j2.2	1.1 + j0.1	17.3	56.50	447	61.2	1.1 + j1.3	18.2	54.00	251	74.5
820	0.8 – j2.5	1.0 + j0.2	17.5	56.70	468	64.8	1.0 + j1.3	18.3	54.30	269	77.3

			P <sub>3dB</sub>								
		Max Output Power				Max Drain Efficiency					
Freq [MHz]	Zs [Ω]	Zl [Ω]	Gain [dB]	POUT [dBm]	Pout [W]	η <sub>D</sub> [%]	zι [Ω]	Gain [dB]	P <sub>OUT</sub> [dBm]	Pout [W]	η <sub>D</sub> [%]
760	0.7 – j1.8	1.1 + j0.0	15.6	57.20	525	62.7	1.1 + j1.3	16.6	54.60	288	74.5
790	0.7 – j2.2	1.1 + j0.0	15.2	57.20	525	62.4	1.1 + j1.3	16.3	54.80	302	74.7
820	0.8 – j2.5	1.1 + j0.2	15.4	57.30	537	65.4	1.0 + j1.3	16.3	54.80	302	77.0

# Reference Circuit, 760 - 820 MHz


### **Reference Circuit Assembly**

DUT	PTRA084858NF
Test Fixture Part No.	LTA/PTRA084858NF-V1
PCB	Rogers 4350, 0.508 mm [0.020"] thick, 2 oz. copper, $\varepsilon_{\rm r}$ = 3.66

# **Reference Circuit continued next page**



### Reference Circuit, 760 - 820 MHz (cont.)



Reference circuit assembly diagram (not to scale)

#### **Bias Sequencing**

### **Bias ON**

- 1. Ensure RF is turned off
- 2. Apply pinch-off voltage of 0 V to the gate
- 3. Apply nominal drain voltage
- 4. Bias gate to desired quiescent drain current
- 5. Apply RF

#### **Bias OFF**

- 1. Turn RF off
- 2. Apply pinch-off voltage of 0 V to the gate
- 3. Turn off drain voltage
- 4. Turn off gate voltage




# Reference Circuit, 760 - 820 MHz (cont.)

### **Components Table**


Component	Description	Manufacturer	P/N
Input			
C101, C102	Capacitor, 18 pF	ATC	ATC600F180JT250XT
C103, C107, C111, C112	Capacitor, 100 pF	ATC	ATC600F101JT250XT
C104, C113	Capacitor, 1 µF	TDK Corporation	C4532X7R2A105M230KA
C105, C114	Capacitor, 10 µF, 100 V	Murata Electronics	GRM32EC72A106KE05L
C106	Capacitor, 10 pF	ATC	ATC600F100JT250XT
C108, C110	Capacitor, 5.6 pF	ATC	ATC600F5R6CT250XT
C109	Capacitor, 18 pF	ATC	ATC600F180JT250XT
R101	Resistor, 8.2 ohms	Panasonic Electronic Components	ERJ-8RQJ8R2V
R102	Resistor, 10 ohms	Panasonic Electronic Components	ERJ-8GEYJ100V
R103	Resistor, 50 ohms	Anaren	C16A50Z4
U1	Hybrid Coupler	RN2 Technolgies Co	CMX07Q01
Output			
C201, C212, C213, C218, C219	Capacitor, 10 μF, 100 V	Murata Electronics	GRM32EC72A106KE05L
C202	Capacitor, 18 pF	ATC	ATC600F180JT250XT
C203, C215	Capacitor, 12 pF	ATC	ATC600F120JT250XT
C204, C205	Capacitor, 6.8 pF	ATC	ATC600F6R8JT250XT
C206, C207	Capacitor, 47 pF	ATC	ATC100B470JW500XB
C208, C209, C210, C216	Capacitor, 100 pF	ATC	ATC600F101JT250XT
C211, C217	Capacitor, 1 µF	TDK Corporation	C4532X7R2A105M230KA
C214, C220	Capacitor, 100 μF	Panasonic Electronic Components	EEE-FP1V101A

# Pinout Diagram (top view)





# **Package Outline Specifications**





#### Notes & Disclaimer

MACOM Technology Solutions Inc. ("MACOM"). All rights reserved.

These materials are provided in connection with MACOM's products as a service to its customers and may be used for informational purposes only. Except as provided in its Terms and Conditions of Sale or any separate agreement, MACOM assumes no liability or responsibility whatsoever, including for (i) errors or omissions in these materials; (ii) failure to update these materials; or (iii) conflicts or incompatibilities arising from future changes to specifications and product descriptions, which MACOM may make at any time, without notice. These materials grant no license, express or implied, to any intellectual property rights.

THESE MATERIALS ARE PROVIDED "AS IS" WITH NO WARRANTY OR LIABILITY, EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MACOM PRODUCTS INCLUDING FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHT, ACCURACY OR COMPLETENESS, OR SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES WHICH MAY RESULT FROM USE OF THESE MATERIALS.

MACOM products are not intended for use in medical, lifesaving or life sustaining applications. MACOM customers using or selling MACOM products for use in such applications do so at their own risk and agree to fully indemnify MACOM for any damages resulting from such improper use or sale.