Up Converter
17.68 - 23.62 GHz

Features
- Integrates Image Reject (Balanced) Mixer, LO Buffer, LO Doubling, and RF Buffer
- 14 dB Conversion Gain
- 21 dBm Input Third Order Intercept (IIP3)
- -30 dBm (2x) LO Leakage (at RF Port)
- Variable Gain with Adjustable Bias
- Lead-Free 4 mm, 24 Lead QFN Package
- RoHS^ Compliant and 260°C Reflow Compatible

Description
The MAUC-010506 is an integrated up-converter that has a typical conversion gain of 14 dB, and an image rejection of 25 dBc. The device includes a LO doubler, LO buffer amplifier, and RF buffer amplifier. Variable gain can be achieved by adjusting the bias, with turn-down trajectories optimized to maintain linearity and 2x LO leakage over the gain control range. The output IP3 is 33 dBm at maximum gain.

The MAUC-010506 is ideally suited for 18 and 23 GHz band point-to-point radios under both LSB and USB operation.

Each device is 100% RF tested to ensure performance compliance

Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAUC-010506-TR0500</td>
<td>500 Piece Reel</td>
</tr>
<tr>
<td>MAUC-010506-000SMB</td>
<td>Sample Board</td>
</tr>
</tbody>
</table>

For further information and support please visit: https://www.macom.com/support

1^ Restrictions on Hazardous Substances, European Union Directive 2002/95/EC.
Electrical Specifications:
LO = 0 dBm, IF = -10 dBm, VD = 4 V, ID1 = 90 mA, ID2 = 90 mA, ID3 = 160 mA, TA = 25°C

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Units</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency Range (RF)</td>
<td>GHz</td>
<td>17.68</td>
<td>-</td>
<td>23.62</td>
</tr>
<tr>
<td>Frequency Range (LO)</td>
<td>GHz</td>
<td>7.09</td>
<td>-</td>
<td>13.56</td>
</tr>
<tr>
<td>Frequency Range (IF)</td>
<td>GHz</td>
<td>DC</td>
<td>-</td>
<td>3.5</td>
</tr>
<tr>
<td>LO Input Power (PLO)</td>
<td>dBm</td>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>Conversion Gain</td>
<td>dB</td>
<td>12</td>
<td>14</td>
<td>16.5</td>
</tr>
<tr>
<td>Image Rejection</td>
<td>dBc</td>
<td>-</td>
<td>25</td>
<td>-</td>
</tr>
<tr>
<td>Input IP3</td>
<td>dBm</td>
<td>-</td>
<td>21</td>
<td>-</td>
</tr>
<tr>
<td>Output IP3 (Pin = -10 dBm/tone)</td>
<td>dBm</td>
<td>29</td>
<td>35</td>
<td>-</td>
</tr>
<tr>
<td>Spurious (2xLO) [tuned]</td>
<td>dBm</td>
<td>-</td>
<td>-30</td>
<td>-</td>
</tr>
<tr>
<td>Spurious (1xLO)</td>
<td>dBm</td>
<td>-</td>
<td>-60</td>
<td>-</td>
</tr>
<tr>
<td>Current, Drain 1 (ID1)</td>
<td>mA</td>
<td>-</td>
<td>90</td>
<td>-</td>
</tr>
<tr>
<td>Current, Drain 2 (ID2)</td>
<td>mA</td>
<td>-</td>
<td>90</td>
<td>-</td>
</tr>
<tr>
<td>Current, Drain 3 (ID3)</td>
<td>mA</td>
<td>-</td>
<td>160</td>
<td>-</td>
</tr>
<tr>
<td>Gate Voltage (VG4)</td>
<td>V</td>
<td>-</td>
<td>-3</td>
<td>-</td>
</tr>
<tr>
<td>Gate Current (IG4)</td>
<td>mA</td>
<td>-</td>
<td>4.0</td>
<td>-</td>
</tr>
</tbody>
</table>

3. Apply gate voltages prior to drain voltages. Adjust VG1, VG2 and VG3 between –1.0 and –0.1 V to achieve specified drain current. Typical current,340 mA = 90 (ID1) + 90 (ID2) + 160 (ID3). Refer to App Note [1] below for biasing details.

Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Absolute Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drain Voltage</td>
<td>+4.3 V</td>
</tr>
<tr>
<td>Gate Bias Voltage (VG1,2,3)</td>
<td>-1.5V &lt; VG &lt; 0V</td>
</tr>
<tr>
<td>Gate Bias Voltage (VG4)</td>
<td>-4.0V &lt; VG &lt; 0V</td>
</tr>
<tr>
<td>Input Power</td>
<td>+10 dBm</td>
</tr>
<tr>
<td>LO Input Power</td>
<td>+13 dBm</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>-55°C to +150°C</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>-40°C to +85°C</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>150°C</td>
</tr>
</tbody>
</table>

Handling Procedures

Please observe the following precautions to avoid damage:

Static Sensitivity

Gallium Arsenide Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these static sensitive devices.
Up Converter
17.68 - 23.62 GHz

Typical Performance Curves: LO = 0 dBm, IF = -10 dBm/tone, Pdc = 1.5 W

Conversion Gain

Input IP3

Conversion Gain

Input IP3

Conversion Gain

Input IP3

Conversion Gain

Input IP3

Conversion Gain
Up Converter
17.68 - 23.62 GHz

Typical Performance Curves: LO = 0 dBm, IF = -10 dBm/tone, Pdc = 1.5 W

2xLO Leakage

LO Leakage

Image Rejection
App Note [1] Biasing
MAUC-010506 is operated by biasing Vd1, Vd2, and Vd3 at 4.0 V. The corresponding drain currents are set to 90 mA, 90 mA, and 160 mA respectively. Vg4 requires a fixed voltage bias of nominally -3 V. It is recommended to use active bias on Vg1, Vg2, Vg3 to keep the currents in Vd1, Vd2, and Vd3 constant, in order to maintain the best performance over temperature. Depending on the supply voltages available and the power dissipation constraints, the bias circuits may include a single transistor or a low power operational amplifier, with a low value resistor in series with the drain supply to sense the current. Make sure to sequence the applied voltage to ensure negative gate bias is available before applying the positive drain supply.

App Note [2] IF Inputs
The IF input to the typical configuration is through a 90° hybrid coupler. The hybrid splits the IF input into inphase and quadrature phase components which feed into two 180° hybrid couplers splitting into 4 signals. These four signals enter the MAUC-010506 on I/I*,Q/Q* IF inputs. For highest gain, best image rejection and lowest noise figure, all the 4 IF inputs should be used.
App Note [3] Board Layout
As shown in the recommended board layout, it is recommended to provide 100 pF decoupling capacitors as close to the bias pins as possible. Additional 10 nF and 1 µF on each of the bias lines are recommended placed a distance further away.

Recommended Board Layout

App Note [4] IF Bias
To obtain optimum 2xLO leakage performance, tuning is achieved by adjusting the DC bias on each of the IF inputs (I, Q, I*, Q*). DC bias is implemented by adding simple bias tees to each of the four IF ports. The diagram below shows a typical bias tee design used.

If the I and Q ports are used for the IF input, the I* and Q* ports are DC biased and terminated into 50 Ω. A typical tuning arrangement is to apply a fixed 0.3 V DC bias to both the used IF input ports: I, Q. The remaining two IF ports which have been terminated to 50 Ω tuning independently for minimum 2xLO leakage.

For minimum 2xLO leakage in a system, it may be necessary to correct the IF DC bias for different frequency and temperature conditions. This can be implemented by calibration and offset tables stored in memory, and used to control IF bias over all practical conditions.

Typical Configuration
Up Converter
17.68 - 23.62 GHz

Lead-Free 4 mm 24-Lead PQFN †

† Reference Application Note S2083 for lead-free solder reflow recommendations.
Meets JEDEC moisture sensitivity level 1 requirements.
Plating is NiPdAuAg over copper.