### Introduction

The layout of the surface mount board plays a critical role in product design and must be done properly to achieve the intended performance of an integrated circuit. An accurate PCB pad and solder stencil design provides a proper connection interface between the IC package and the board. With the correct pad geometry, the package will self-align when subjected to a solder reflow process and will also allow for just enough excess surface area for adequate solder filleting. The solder mask should be applied over bare copper (SMOBC) to avoid solder reflow under the solder mask.

These considerations apply in general for most of MACOM’s surface mount packaged IC’s. This application note provides specific guidelines for mounting quad flat no-leads packages (QFN per JEDEC MO-220), and dual flat no-leads packages (DFN per JEDEC MO-229).

### PCB Pad Design

The first consideration in mounting the QFN / DFN to a board is the layout of metalized pads. The US-based trade association, IPC, has developed land pad design standards contained in the document IPC-SM-782 entitled *Surface Mount Design and Land Pattern Standards*.

Figures 1-1 through 1-3 shows the PCB geometry developed for MACOM’s QFN / DFN packages based on the general guidelines contained within IPC-SM-782. The center area or the thermal pad, acts as an RF ground pad and thermal path to conduct heat away from the package. Normally, the size of the thermal pad should match the size of the exposed pad on the bottom of the package. However, a smaller thermal pad is sometimes recommended to prevent solder bridging to the lead pads. Table 1 shows some suggested PCB pad dimensions for QFN / DFN packages used by MACOM. The solderable length of the lead pad is controlled by the solder mask opening (Lm) as indicated in Table 2, in combination with pad length (L) as indicated in Table 1.

### Via Design

To improve the thermal/RF performance of the package, we recommend providing thermal vias on the PCB. These vias provide a heat transfer and RF ground path from the top surface of the PCB to the inner layers and the bottom surface. We recommend a via diameter of 0.3 mm in a 1.0 mm pitch array for standard square packages. This is shown in Figure 1-1, in which the vias are 1.0 mm away from their diagonal neighbors. Other non-standard designs may require a slightly different via diameter and pitch as shown in Figures 1-2, 1-3, and 1-4. The vias should have 1 oz copper plating inside the via and then should be subsequently filled and plated over. Depending on the product performance requirements for thermal dissipation and the overall thickness of the substrate, the vias can be either conductively filled, non-conductively filled or solid copper. Thinner substrates (ie < .6 mm) allow for the opportunity to use a solid copper process for better thermal dissipation however this should be verified with the fabricator for the substrate. For optimal thermal performance refer to the specific product datasheet for via pattern recommendations.

---

**Figure 1-1 PCB Land Design**

![PCB Land Design Diagram](image)
Figure 1-2 PCB Land Designs

1 x 1 mm X1-DFN - 6LD

2 x 2 mm PDFN - 8LD

1.2 x 1.5 mm PDFN/TDFN - 6LD

2 x 2 mm STQFN - 12LD
Figure 1-3  PCB Land Designs - cont.

1.5 x 1.2 mm TDFN - 6LD

2 x 2.5 mm STQFN - 14LD

4 x 6 mm PQFN - 32LD

5 x 5 mm PQFN - 20LD (Power Amp)
**Figure 1-3 PCB Land Designs - cont.**

![5 x 5 mm PQFN - 32LD](image1)

![7 x 7 mm PQFN - 32LD](image2)

---

**Table 1. Recommended PCB Land Pattern Dimensions**

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Package Description</th>
<th>No. of Leads</th>
<th>Lead Pitch (mm)</th>
<th>Tp</th>
<th>X</th>
<th>L</th>
<th>Max # of Vias</th>
</tr>
</thead>
<tbody>
<tr>
<td>X1-DFN</td>
<td>1 x 1</td>
<td>6</td>
<td>0.35</td>
<td>Fig. 1-2</td>
<td>0.18</td>
<td>0.20</td>
<td>1</td>
</tr>
<tr>
<td>TDFN</td>
<td>1.2 x 1.5</td>
<td>6</td>
<td>0.50</td>
<td>Fig. 1-2</td>
<td>0.25</td>
<td>0.40</td>
<td>1</td>
</tr>
<tr>
<td>TDFN</td>
<td>1.5 x 1.2</td>
<td>6</td>
<td>0.40</td>
<td>Fig. 1-3</td>
<td>0.23</td>
<td>0.315</td>
<td>2</td>
</tr>
<tr>
<td>PDFN</td>
<td>2 x 2</td>
<td>8</td>
<td>0.50</td>
<td>Fig. 1-2</td>
<td>0.28</td>
<td>0.40</td>
<td>3</td>
</tr>
<tr>
<td>STQFN</td>
<td>2 x 2</td>
<td>12</td>
<td>0.40</td>
<td>0.82</td>
<td>0.23</td>
<td>0.34</td>
<td>4</td>
</tr>
<tr>
<td>STQFN</td>
<td>2 x 2.5</td>
<td>14</td>
<td>0.40</td>
<td>Fig. 1-3</td>
<td>0.23</td>
<td>0.34</td>
<td>6</td>
</tr>
<tr>
<td>PQFN</td>
<td>3 x 3</td>
<td>12</td>
<td>0.50</td>
<td>1.2</td>
<td>0.28</td>
<td>0.65</td>
<td>2</td>
</tr>
<tr>
<td>PQFN</td>
<td>3 x 3 (1.45 mm Exp. Pad)</td>
<td>16</td>
<td>0.50</td>
<td>1.5</td>
<td>0.28</td>
<td>0.50</td>
<td>2</td>
</tr>
<tr>
<td>PQFN</td>
<td>3 x 3 (1.7 mm Exp. Pad)</td>
<td>16</td>
<td>0.50</td>
<td>1.6</td>
<td>0.28</td>
<td>0.45</td>
<td>2</td>
</tr>
<tr>
<td>PQFN</td>
<td>4 x 4</td>
<td>16</td>
<td>0.65</td>
<td>2.2</td>
<td>0.37</td>
<td>0.65</td>
<td>5</td>
</tr>
<tr>
<td>PQFN</td>
<td>4 x 4</td>
<td>20</td>
<td>0.50</td>
<td>2.2</td>
<td>0.28</td>
<td>0.65</td>
<td>5</td>
</tr>
<tr>
<td>PQFN</td>
<td>4 x 4</td>
<td>24</td>
<td>0.50</td>
<td>2.55</td>
<td>0.28</td>
<td>0.50</td>
<td>5</td>
</tr>
<tr>
<td>PQFN</td>
<td>4 x 6 (V1)</td>
<td>32</td>
<td>0.50</td>
<td>Fig. 1-3</td>
<td>0.28</td>
<td>0.50</td>
<td>5</td>
</tr>
<tr>
<td>PQFN</td>
<td>5 x 5 (std)</td>
<td>20</td>
<td>0.65</td>
<td>3.2</td>
<td>0.37</td>
<td>0.65</td>
<td>9</td>
</tr>
<tr>
<td>PQFN</td>
<td>5 x 5 (Power Amp.)</td>
<td>20</td>
<td>0.65</td>
<td>3.2</td>
<td>0.37</td>
<td>0.65</td>
<td>Fig. 1-3</td>
</tr>
<tr>
<td>PQFN</td>
<td>5 x 5</td>
<td>28</td>
<td>0.50</td>
<td>3.2</td>
<td>0.28</td>
<td>0.65</td>
<td>9</td>
</tr>
<tr>
<td>PQFN</td>
<td>5 x 5</td>
<td>32</td>
<td>0.50</td>
<td>3.45</td>
<td>0.28</td>
<td>0.50</td>
<td>Fig. 1-3</td>
</tr>
<tr>
<td>PQFN</td>
<td>6 x 6</td>
<td>28</td>
<td>0.65</td>
<td>4.5</td>
<td>0.40</td>
<td>0.50</td>
<td>18</td>
</tr>
<tr>
<td>PQFN</td>
<td>7 x 7</td>
<td>32</td>
<td>0.65</td>
<td>5.45</td>
<td>0.37</td>
<td>0.50</td>
<td>Fig. 1-3</td>
</tr>
</tbody>
</table>
Solder Mask Considerations

The solder mask, a permanent part of most PCB’s applied after etching the metal pads, helps protect the spaces between the metal pads from solder paste and unintended adhesion of solder. All metalized pad areas on a printed circuit board can be classified as either solder mask defined (SMD) or non-solder mask defined (NSMD), depending on the size of the opening in the solder mask relative to the size of the metal pad.

An SMD metal pad has its periphery partly covered by the solder mask. An NSMD metal pad sits within a larger opening in the solder mask.

The copper etching process used to define metal pads provides tighter control than the solder mask process, so MACOM recommends using NSMD pads whenever possible. The recommended solder mask opening for all lead pads should be 140 microns larger than the pad size, which results in 70 microns clearance between the copper pad and solder mask. For example, the 4 x 4 mm 20-lead package has an indicated width of the PCB lead pad (X) of 0.28 mm (Table 1) and the width of the solder mask opening (Wm) would be 0.42 mm (Table 2). In the other direction, the length of the solder mask opening (Lm) should be 180 microns extended outward from the edge of the package and 70 microns inward from the PCB pads, which results in a total length of 900 microns (see Table 2).

To avoid any solder bridging between the thermal pad and lead pads, we recommend making the thermal pad an SMD pad so that the solder mask defines the thermal land. The mask opening (Tm) should be 100 microns smaller than the recommended thermal land size, which would be 2.1 mm for the 4 mm PQFN package. See Table 2 for additional recommended thermal land solder mask opening dimensions.

To prevent solder wicking inside the via during reflow, we recommend solder mask pads over all thermal via areas. The solder mask diameter should be 100 microns larger than the via diameter. Based on our experience with suppliers, we have found fewer voids under the die paddle using solder mask printing on the top surface of the PCB, as compared with solder mask printing on the bottom. Filled vias also work well as an alternative to solder mask to further enhance thermal conduction for high power amplifier products (see figure 1-3). These printed boards should also include 1 oz. copper plating in vias which are subsequently filled with a conductive via fill material and then over-plated. It is recommended that there be 2 oz. final copper thickness on the thermal pad for optimal heat transfer.

Figure 2-1 Solder Mask Designs
Surface Mount Instructions for QFN / DFN and LGA Laminate Packages

Figure 2-2 Solder Mask Designs

1 x 1 mm X1-DFN - 6LD

1.2 x 1.5 mm PDFN/TDFN - 6LD

1.5 x 1.2 mm TDFN - 6LD
**Surface Mount Instructions for QFN / DFN and LGA Laminate Packages**

**Figure 2-3  Solder Mask Designs - cont.**

- 2 x 2 mm PDFN - 8LD
- 2 x 2 mm STQFN - 12LD
- 2 x 2.5 mm STQFN - 14LD

For further information and support please visit: [https://www.macom.com/support](https://www.macom.com/support)
Stencil Design

A stencil is used for applying solder paste to the PCB. Although the PCB design suggested in Figures 1 through 2 will help eliminate some surface mounting difficulties, special considerations apply in stencil design and solder paste printing for both lead pad and thermal pads.

Surface mount processes vary from company to company, so we recommend careful development of your process for QFN / DFN packages. The following provides some guidelines for stencil design.

We recommend a stencil thickness of 0.100 to 0.125 mm for fine pitch packages (0.5 mm or smaller). This thickness can be increased to 0.15 mm for coarser pitch parts. A laser-cut, stainless steel stencil with electro-polished trapezoidal walls is recommended.

The stencil opening for all lead pad areas should be the same as the pad size on the PCB (Tables 1 & 2). As mentioned before, the function of the thermal pad is to allow for heat removal from the package as well as providing an effective RF ground. Therefore, a good stencil design becomes important for getting an optimal solder paste distribution between the lead pads and the thermal pad. To minimize voids and defects, use smaller multiple stencil openings for the thermal pad instead of one big opening. Figures 3-1 through 3-3 shows the recommended stencil designs. The target coverage for solder paste area is to maintain 50 to 80 percent of the overall thermal pad area. The selected web width is 0.2 mm running across the vias as shown in Figures 3-1 through 3-3.
Figure 3-1 Stencil Designs

1 mm X1-DFN - 6LD

1.2 x 1.5 mm PDFN/TDFN - 6LD

2 mm PDFN - 8LD

2 mm STQFN - 12LD

2 x 2.5 mm STQFN—14LD
Figure 3-2 Stencil Designs - cont.

3 mm PQFN

4 mm PQFN

5 mm PQFN

5 mm PQFN 32-LD

6 mm PQFN

7 mm PQFN
Figure 3-3 Stencil Design

Table 2. Recommended Solder Mask & Stencil Dimensions

<table>
<thead>
<tr>
<th>Package</th>
<th>Solder Mask Opening (mm)</th>
<th>Stencil Opening (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Wm</td>
<td>Lm</td>
</tr>
<tr>
<td>X1-DFN</td>
<td>1 x 1</td>
<td>6</td>
</tr>
<tr>
<td>TDFN</td>
<td>1.2 x 1.5</td>
<td>6</td>
</tr>
<tr>
<td>TDFN</td>
<td>1.5 x 1.2</td>
<td>6</td>
</tr>
<tr>
<td>PDFN</td>
<td>2 x 2</td>
<td>8</td>
</tr>
<tr>
<td>STQFN</td>
<td>2 x 2</td>
<td>12</td>
</tr>
<tr>
<td>STQFN</td>
<td>2 x 2.5</td>
<td>14</td>
</tr>
<tr>
<td>PQFN</td>
<td>3 x 3</td>
<td>12</td>
</tr>
<tr>
<td>PQFN</td>
<td>3 x 3 (1.45 mm Exp. Pad)</td>
<td>16</td>
</tr>
<tr>
<td>PQFN</td>
<td>3 x 3 (1.7 mm Exp. Pad)</td>
<td>16</td>
</tr>
<tr>
<td>PQFN</td>
<td>4 x 4</td>
<td>16</td>
</tr>
<tr>
<td>PQFN</td>
<td>4 x 4</td>
<td>20</td>
</tr>
<tr>
<td>PQFN</td>
<td>4 x 4</td>
<td>24</td>
</tr>
<tr>
<td>PQFN</td>
<td>4 x 6 (V1)</td>
<td>32</td>
</tr>
<tr>
<td>PQFN</td>
<td>5 x 5 (std)</td>
<td>20</td>
</tr>
<tr>
<td>PQFN</td>
<td>5 x 5 (Power Amp.)</td>
<td>20</td>
</tr>
<tr>
<td>PQFN</td>
<td>5 x 5</td>
<td>28</td>
</tr>
<tr>
<td>PQFN</td>
<td>5 x 5</td>
<td>32</td>
</tr>
<tr>
<td>PQFN</td>
<td>6 x 6</td>
<td>28</td>
</tr>
<tr>
<td>PQFN</td>
<td>7 x 7</td>
<td>32</td>
</tr>
</tbody>
</table>

MACOM Technology Solutions Inc. (MACOM) and its affiliates reserve the right to make changes to the product(s) / process(s) or information contained herein without notice. Visit www.macom.com for additional data sheets and product information.
LGA Packages

For large Land Grid Array (LGA) style packages, in order to minimize solder voids on the large ground pad during the SMT attachment process it is recommended that a solder mask be placed on top of the ground pad on the mating PWB. This solder mask grid should have openings that are 0.035" (0.889 mm) x 0.035"(0.889 mm) with a 0.005"(0.127 mm) solder mask web width in the ground pad area. Figure 5 shows the recommended land patterns for various LGA devices. The solder mask grid provides channels for the flux to escape during the reflow process thus minimizing voids and providing a more consistent electrical and thermal path across the device.

In order to achieve minimized voiding a solder paste that is recommended by the solder paste supplier that is for parts that require ultra low voiding should be used. A .004"(.100mm) solder stencil thickness is recommended to reduce the amount of paste being applied and the amount of flux that would need to be burnt off during reflow. In general the aperture openings in the ground pad area are reduced by .003"(.075 mm) around all sides and by .002"(.050 mm) around all sides on the I/O pads. This helps the part to seat properly during reflow. Figure 6 shows the recommended solder stencil for the various LGA devices. When setting up the proper reflow profile, please refer to Tables 3—5 and Figure 7, however extending the soak time towards the higher end of the range (ie 85—90 seconds) will help to start to drive off flux and minimizing voiding in the solder joint.

These same practices outlined above can be applied to other LGA style packages.
Surface Mount Instructions for 
QFN / DFN and LGA Laminate Packages

Figure 5: Land and Solder Mask Layouts

16.1 x 10.6 mm

14.0 x 9.1 mm

19.0 x 13.0 mm

11.0 x 7.0 mm
Surface Mount Instructions for QFN / DFN and LGA Laminate Packages

Figure 5: Land and Solder mask Layouts Cont’d

14.0 x 9.1 mm

14.0 x 24.0 mm
Figure 6: LGA Stencil Designs

16.1 x 10.6 mm

14.0 x 9.1 mm

19.0 x 13.0 mm

11.0 x 7.0 mm
Figure 6: LGA Stencil Designs Cont’d

14.0 x 9.1 mm

14.0 x 24.0 mm
Reflow Profile

The most common solder reflow method is accomplished in a belt furnace using convection heat transfer. Tables 3 thru 5 along with Figure 4 show a typical convection reflow profile of temperature versus time. The profile reflects the three distinct heating stages, or zones (preheat, reflow, and cooling) recommended in automated reflow processes to ensure reliable, finished solder joints. The profile will vary among soldering systems and is intended as an example to use as a starting point. Other factors that can affect the profile include the density and types of components on the board, type of solder used and type of board or substrate material being used.

Thermocouples should be securely attached to the top surface of a representative component to insure the temperature exposure is met. Profile should be recorded by data acquisition for future reference.

General Soldering Precautions

The melting temperature of solder generally exceeds the recommended maximum operating temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, always observe the following instructions to minimize the thermal stress to the devices.

- Always preheat the device (failure to do so can cause excessive thermal shock and stress that can result in damage to the device).
- Limit the temperature in the reflow stage to peak temperature indicated in Tables 3 thru 5.
- After completing the soldering process, allow the devices to cool naturally for at least 3 minutes. Gradual cooling should be used, as the use of forced cooling will increase the temperature gradient and may result in latent failure due to mechanical stress.
- Avoid any mechanical stress or shock to the solder joints and devices during cooling.
Table 3. Reflow Conditions

<table>
<thead>
<tr>
<th>Profile Feature</th>
<th>Sn-Pb Eutectic Assembly</th>
<th>Pb-Free Assembly</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preheat/Soak</td>
<td>100°C</td>
<td>150°C</td>
</tr>
<tr>
<td>Temperature Min (T_{min})</td>
<td>150°C</td>
<td>200°C</td>
</tr>
<tr>
<td>Temperature Max (T_{max})</td>
<td>60 - 120 seconds</td>
<td>60 - 120 seconds</td>
</tr>
<tr>
<td>Ramp-Up Rate</td>
<td>3°C/second max.</td>
<td>3°C/second max.</td>
</tr>
<tr>
<td>(T_{L} to T_{p})</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Liquidous temperature (T_{L})</td>
<td>183°C</td>
<td>217°C</td>
</tr>
<tr>
<td>Time (t_{L}) maintained above T_{L}</td>
<td>60 - 150 seconds</td>
<td>60 - 150 seconds</td>
</tr>
<tr>
<td>Peak package body temperature (T_{p})</td>
<td>For users T_{p} must not exceed the Classification temperature in Table 4</td>
<td>For users T_{p} must not exceed the Classification temperature in Table 4</td>
</tr>
<tr>
<td>For suppliers T_{p} must not exceed the Classification temperature in Table 4</td>
<td>For suppliers T_{p} must not exceed the Classification temperature in Table 4</td>
<td></td>
</tr>
<tr>
<td>Time (t_{p})* within 5 °C of the specified Classification temperature (T_{c}), see reflow profile</td>
<td>20* seconds</td>
<td>30* seconds</td>
</tr>
<tr>
<td>Ramp-Down Rate</td>
<td>6°C/second max.</td>
<td>6°C/second max.</td>
</tr>
<tr>
<td>(T_{p} to T_{L})</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Time 25°C to Peak Temperature</td>
<td>6 minutes max.</td>
<td>8 minutes max.</td>
</tr>
</tbody>
</table>

* Tolerance for peak profile temperature (T_{p}) is defined as a supplier minimum and a user maximum

Note 1: All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (i.e., dead-bug), T_{p} shall be within ± 2°C of the live-bug T_{p} and still meet the T_{L} requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures refer to JEP140 for recommended thermocouple use.

Note 2: Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table 3. For example, if T_{c} is 260°C and time t_{p} is 30 seconds, this means the following for the supplier and the user.
For a supplier: The peak temperature must be at least 260°C. The time above 255°C must be at least 30 seconds.
For a user: The peak temperature must not exceed 260°C. The time above 255°C must not exceed 30 seconds.

Note 3: All components in the test load shall meet the classification profile requirements.

Note 4: SMD packages classified to a given moisture sensitivity level by using Procedures or Criteria defined within any previous version of J-STD-020, JESD22-A112 (rescinded), IPC-SCM-786 (rescinded) do not need to be reclassified to the current revision unless a change in classification level or a higher peak classification temperature is desired.

Table 4. SnPb Eutectic Process - Classification Temperature (T_{c})

<table>
<thead>
<tr>
<th>Package Thickness</th>
<th>Volume mm^3 &lt;350</th>
<th>Volume mm^3 ≥350</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;2.5 mm</td>
<td>235°C</td>
<td>220°C</td>
</tr>
<tr>
<td>≥2.5 mm</td>
<td>220°C</td>
<td>220°C</td>
</tr>
</tbody>
</table>
Table 5. Pb-Free Process - Classification Temperature (Tc)

<table>
<thead>
<tr>
<th>Package Thickness</th>
<th>Volume mm³ &lt;350</th>
<th>Volume mm³ 350-2000</th>
<th>Volume mm³ &gt;2000</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;1.6 mm</td>
<td>260°C</td>
<td>260°C</td>
<td>260°C</td>
</tr>
<tr>
<td>1.6 mm - 2.5 mm</td>
<td>260°C</td>
<td>250°C</td>
<td>245°C</td>
</tr>
<tr>
<td>&gt;2.5 mm</td>
<td>250°C</td>
<td>245°C</td>
<td>245°C</td>
</tr>
</tbody>
</table>

Note 1: At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (Tp) can exceed the values specified in Tables 4 or 5. The use of a higher Tp does not change the classification temperature (Tc).

Note 2: Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or nonintegral heat sinks.

Note 3: The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.

Note 4: Moisture sensitivity levels of components intended for use in a Pb-free assembly process shall be evaluated using the Pb-free classification temperatures and profiles defined in Tables 3 and 5, whether or not Pb-free.

Note 5: SMD packages classified to a given moisture sensitivity level by using Procedures or Criteria defined within any previous version of J-STD-020, JESD22-A112 (rescinded), IPC-SM-786 (rescinded) do not need to be reclassified to the current revision unless a change in classification level or a higher peak classification temperature is desired.

Figure 7. Reflow Profile