Application Note on Sample Board Operation of the
MASW-000834-13560T T/R Switch

The following is an application guide for utilization of the MASW-000834-13560T in conjunction with a supplied sample board from M/A-COM. The guide will review the operation of the T/R using a single positive supply as well as other optional dual polarity supplies.

The MASW-000834-13560T is a T/R switch with two PIN diodes in series in a common anode configuration and one PIN diode in shunt on the Rx path. The switch die along with select matching components are mounted in a standard 4mm MLP 16 lead package (Figure 1). The switch die utilizes M/A-COM’s patented HMIC™ process. The backside of the switch die is thermally grounded while electrically isolated. The excellent power handling of the die is achieved through specific techniques using unique thermal conductive epoxy embedded in the die. This allows the heat to be transferred from the series connected device to ground while maintaining electrical isolation. The large backside of the pad of the package is both thermal and electrical ground. Figure 2 shows the electrical/thermal schematic of the device.

The sample board is made of Rogers RO4350 material 10mils thick dielectric with added layers to increase the board thickness to 62mils for handling, rigidity and connector mounting. There are on-board bias networks incorporated to accommodate biasing the device without the use of expensive external bias tees. Figure 3 shows the standard board layout with component selection for optimized performance up to 6 GHz.

Figure 1. Package Outline Drawing

Figure 2. Electrical/Thermal Schematic

1

M/A-COM Inc. and its affiliates reserve the right to make changes to the product(s) or information contained herein without notice. M/A-COM makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does M/A-COM assume any liability whatsoever arising out of the use or application of any product(s) or information.
The diagram in Figure 4 is a schematic depiction of the Figure 3 sample board drawing. There are 100 Ohm resistors on the ANT path and the DC2 path. This topology allows for either an all-positive bias scheme or a positive and negative bias scheme.
Positive Voltage Supply

To accommodate biasing with a single positive supply, DC voltage must be applied to the Antenna, RX, TX, and DC2 ports. The resistor on the Antenna path will limit the current drawn when this voltage is applied. The resistor present on the DC2 bias path limits the current when the RX shunt diode is turned on. To achieve optimum performance, 50mA of DC bias current to the diodes is necessary. M/A-COM Tech supplies 100 Ohm resistors on these sample boards.

In order to achieve proper isolation in the “OFF” arm, the back bias (Vr) on the diodes should be large enough to sustain higher power levels. The voltage levels can range from +5V to +25V, as shown in the Figure. Minimum back bias requirements will change depending on incident peak RF Voltage and frequency of operation. Please contact M/A-COM Technology Solutions for additional guidance on required reverse bias voltages for specific application environments.

**Example Positive Bias Scheme**

**DC BIAS**

- $I_{DC} = +20$ or $+50$ mA [ANT to TX Path ON]
- $V_{ANT}$ = Voltage in which ANT resistor limits current to $I_{DC}$
- $V_{TX} = 0V$
- $V_{RX}$ = Voltage in which DC2 resistor limits current to $I_{DC}$
- DC2 = 0 [RX Path OFF / DC2 Path On]

- $I_{DC} = +20$ or $+50$ mA [ANT to RX Path ON]
- $V_{ANT}$ = Voltages in which resistors limit current to $I_{DC}$
- $V_{RX} = 0V$
- $V_{TX}$ = Must be greater than $V_{ANT}$ [TX Path OFF]
- DC2 = Equal or higher than $V_{RX}$ [DC2 Path OFF]

- $I_{DC} = +50$ mA
- $V_{ANT} = +5V$
- $V_{TX} = 0V$
- $V_{RX} = +25V$
- DC2 = 0

- $I_{DC} = +50$ mA
- $V_{ANT} = +5V$
- $V_{TX} = +25V$
- $V_{RX} = 0V$
- DC2 = +5V
**Dual Positive and Negative Voltage**

The sample board can accommodate dual polarity supplies as shown in Figures 8 through 10. In this scheme, bias is applied to the Rx, Tx, and DC2 path. Unlike the single positive polarity bias scheme, bias to the ANT port is not used. A series resistor on the ANT arm and second resistor on the DC2 path will limit the current when a negative voltage is applied to the TX or RX Port. M/A-COM Tech supplies 100 Ohm resistors on these sample boards.

In order to achieve proper isolation in the “OFF” arm, the back bias (Vr) on the diodes should be large enough to sustain higher power levels. The voltage levels can range from +5V to +25V, as shown in the Figure. Minimum back bias requirements will change depending on incident peak RF Voltage and frequency of operation. Please contact M/A-COM Technology Solutions for additional guidance on required reverse bias voltages for specific application environments.

### Example Dual Bias RF Condition

<table>
<thead>
<tr>
<th><strong>DC BIAS</strong></th>
<th><strong>Example Dual Bias Scheme</strong></th>
<th><strong>Tx - Antenna RF Condition</strong></th>
<th><strong>Rx - Antenna RF Condition</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>V(<em>{TX})  = Negative voltage in which ANT resistor limits current to (I</em>{DC}) [ANT to TX Path ON]</td>
<td>(V_{ANT} = 0) (V_{TX} = -5) (V_{RX} = +25) DC2 = 0V (I_{DC} = +/- 50)mA</td>
<td>Low Loss</td>
<td>Isolation</td>
</tr>
<tr>
<td>V(<em>{RX})  = Positive voltage level, greater than 0V in which DC2 resistor limits current to (I</em>{DC}) [RX Path OFF / DC2 Path On]</td>
<td>(V_{ANT} = 0) (V_{RX} = -5) (V_{TX} = +25) DC2 = 0V (I_{DC} = +/- 50)mA</td>
<td>Isolation</td>
<td>Low Loss</td>
</tr>
<tr>
<td>V(<em>{RX})  = Negative Voltage in which ANT resistor limits current to (I</em>{DC}) [ANT to RX Path ON]</td>
<td>(V_{ANT} = 0) (V_{RX} = +25) DC2 = 0V (I_{DC} = +/- 50)mA</td>
<td>Isolation</td>
<td>Low Loss</td>
</tr>
<tr>
<td>V(<em>{TX})  = Positive voltage level, greater than 0V in which DC2 resistor limits current to (I</em>{DC}) [RX Path OFF / DC2 Path On]</td>
<td>(V_{ANT} = 0) (V_{TX} = -5) (V_{RX} = +25) DC2 = 0V (I_{DC} = +/- 50)mA</td>
<td>Isolation</td>
<td>Low Loss</td>
</tr>
</tbody>
</table>

**Figure 10. Dual Positive and Negative Voltage Source Bias Truth Table**